• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer
  • Subscribe
  • Advertise

Power Electronic Tips

Power Electronic News, Editorial, Video and Resources

  • Products
    • Power Supplies
    • AC-DC
    • DC-DC
    • Battery Management
    • Capacitors
    • Magnetics
    • MOSFETS
    • Power Management
    • RF Power
    • Resistors
    • Transformers
    • Transistors
  • Applications
    • 5G
    • AI
    • Automotive
    • EV Engineering
    • LED Lighting
    • Industrial
    • IoT
    • Wireless
  • Learn
    • eBooks / Tech Tips
    • EE Training Days
    • FAQ
    • Learning Center
    • Tech Toolboxes
    • Webinars & Digital Events
  • Resources
    • Design Guide Library
    • Digital Issues
    • Engineering Diversity & Inclusion
    • LEAP Awards
    • Podcasts
    • White Papers
  • Video
    • EE Videos & Interviews
    • Teardown Videos
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Engineeering Training Days
  • Newsetter Subscription

Chip capacitors feature 500-V ratings, handle snubber, output cap tasks

March 16, 2022 By Aimee Kalnoskas Leave a Comment

TDK Corporation has expanded its tried-and-tested range of CeraLink capacitors. Previously, only large, ready-to-fit sizes were available. Now, smaller versions with the classic chip design are included in the portfolio in order to increase the areas of application. The new portfolio starts with the EIA 2220 size, measuring 5.7 x 5 x 1.4 mm, is intended for 500 V, and offers a capacitance of 250 nF with very low parasitic coefficients. The new capacitors with the ordering code B58043 are available with both standard and soft termination. TDK will add further designs and voltage classes in the future.

At room temperature, the ESR at 1 MHz is only 40 mΩ, and the ESL is 3 nH, with the values even lower at higher temperatures. A high current capability of up to 9 ARMS is achieved at 200 kHz and 25 °C ambient temperature. The permissible temperature range lies between -40 °C and +150 °C.

Typical applications use the smaller designs in either snubber or output capacitors. Due to its smaller dimensions, the new CeraLink SMD variant can be placed even closer to fast-switching power semiconductors like IGBT modules, SiC-based or GaN-based semiconductors. Alongside the low ESL values, the lead inductance is kept very low.

CeraLink capacitors are based on PLZT ceramics (lead lanthanum zirconate titanate). In contrast to conventional ceramic capacitors, their maximum capacitance is at operating voltage and even increases as the proportion of the ripple voltage increases. The technical guide offers more explanation on the properties of anti-ferroelectric capacitors.

TDK will be showcasing its CeraLink capacitors and full line-up of compact power solutions at the APEC 2022 event from March 20-24, George R. Brown Convention Center in Houston, TX, USA at booth #814.

You may also like:


  • How to keep transients from disrupting low-power circuits

  • Switched capacitor power conversion for electronic systems
  • electrolytic caps
    Why electrolytic capacitors blow up
  • output filtering
    Capacitors for power converter output filtering

  • Capacitors in renewable energy

Filed Under: Capacitors, Power Components, Transistors Tagged With: tdkcorporation

Reader Interactions

Leave a Reply

You must be logged in to post a comment.

This site uses Akismet to reduce spam. Learn how your comment data is processed.

Primary Sidebar

Featured Contributions

Protecting Ethernet interfaces in telecommunications applications against common high energy surges

Ionic cooling: a silent revolution in thermal management

Robust design for Variable Frequency Drives and starters

Meeting demand for hidden wearables via Schottky rectifiers

The case for vehicle 48 V power systems

More Featured Contributions

EE LEARNING CENTER

EE Learning Center

EE TECH TOOLBOX

“ee
Tech Toolbox: Electronic Design Automation
This Tech ToolBox helps to clear the path to faster time-to-market by digging into AI-enhanced design, hardware-assisted verification, parasitic extractions, PCB-to-harness integration, and more.

EE ENGINEERING TRAINING DAYS

engineering
“power
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.
“bills

RSS Current EDABoard.com discussions

RSS Current Electro-Tech-Online.com Discussions

  • H bridge current direction logic
  • Very Curious Issue With DS3231 RTC Clock
  • Distorted output from buffer
  • Motor Getting Hot
  • excessive technology in multimeters

Footer

EE World Online Network

  • 5G Technology World
  • EE World Online
  • Engineers Garage
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • EDA Board Forums
  • Electro Tech Online Forums
  • EV Engineering
  • Microcontroller Tips
  • Sensor Tips
  • Test and Measurement Tips

Power Electronic Tips

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us

Copyright © 2026 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy