Simulator handles early gate-level power analysis to within 5% of power signoff

Synopsys, Inc. announced the availability of its PowerReplay solution to enable early and fast gate-level power analysis with accuracy within 5% of power signoff. Energy efficiency has become a key criterion in complex designs that increasingly need to achieve stricter power targets. The new PowerReplay solution, in combination with Synopsys PrimeTime PX gate-level power analysis, enables SoC teams to achieve accurate power results much earlier and perform design optimizations before the final power signoff.

“Realtek’s highly integrated SoCs deliver maximum power efficiency for multimedia and consumer electronics solutions,” said Yee-Wei Huang, vice president and spokesman at Realtek. “Given the tight deadlines to achieve the power targets demanded of next-generation designs, our SoC teams need to analyze gate-level power consumption from the get-go. The Synopsys PowerReplay solution delivers highly accurate power analysis earlier and faster, enabling us to implement design optimizations within schedule.”

SoC design teams utilize sophisticated low-power techniques to reduce power consumption. However, thorough power analysis often happens much too late in the design flow to allow for changes if the design does not meet power targets. PowerReplay’s proprietary technology leverages readily available RTL simulation data to drive the gate-level netlist through an auto-generated gate-level environment, both at the block-level and at the full-chip level. Concurrent runs in conjunction with the targeted application of stimulus on specific areas of the design during key power consumption windows significantly reduce turnaround time. This enables earlier and faster generation of gate-level switching data for PrimeTime PX power analysis without waiting for gate-level environment bring up and exhaustive gate-level simulations. PowerReplay enables SoC teams to make design optimizations much earlier, resulting in more predictable on-time delivery of products within power specifications.

“We continue to collaborate with our customers on the verification and analysis of the industry’s most power-efficient SoCs,” said Ajay Singh, vice president of engineering in Verification Group at Synopsys. “The new PowerReplay solution, in combination with Synopsys PrimeTime PX – the golden, trusted signoff solution for power analysis – addresses designers’ need for signoff-level power analysis earlier in the design flow and enables them to achieve their demanding power targets.”

Synopsys is hosting a webinar on June 1, 2017, to provide an introduction to PowerReplay. Registration for this webinar is available at www.synopsys.com/webinar/PowerReplay.