• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer
  • Subscribe
  • Advertise

Power Electronic Tips

Power Electronic News, Editorial, Video and Resources

  • Products
    • Power Supplies
    • AC-DC
    • DC-DC
    • Battery Management
    • Capacitors
    • Magnetics
    • MOSFETS
    • Power Management
    • RF Power
    • Resistors
    • Transformers
    • Transistors
  • Applications
    • 5G
    • AI
    • Automotive
    • EV Engineering
    • LED Lighting
    • Industrial
    • IoT
    • Wireless
  • Learn
    • eBooks / Tech Tips
    • EE Training Days
    • FAQ
    • Learning Center
    • Tech Toolboxes
    • Webinars & Digital Events
  • Resources
    • Design Guide Library
    • Digital Issues
    • Engineering Diversity & Inclusion
    • LEAP Awards
    • Podcasts
    • White Papers
  • Video
    • EE Videos & Interviews
    • Teardown Videos
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Engineeering Training Days
  • Newsetter Subscription

Software performs early power grid integrity checks, static and dynamic power analysis

March 20, 2018 By Aimee Kalnoskas Leave a Comment

power grid integritySynopsys, Inc., in collaboration with ANSYS, today announced the immediate availability of RedHawk Analysis Fusion, a complete in-design power integrity add-on solution for Synopsys IC Compiler II place-and-route system users. Synopsys brings to production a fully integrated rail analysis flow that leverages IC Compiler II’s best in-class power, performance, and area (PPA) with industry-standard RedHawk rail analysis from ANSYS. RedHawk Analysis Fusion enables place-and-route engineers to perform early power grid integrity checks, as well as static and dynamic power analysis at multiple points in the design flow and from within the familiar IC Compiler II cockpit.

Productivity gains are maximized by collapsing numerous steps associated with point tool flows into a single command. Seamless visualization of IR drop maps from within the IC Compiler II environment also means faster issue debug, which reduces ECO cycle time. Designers can expect true convergence without unexpected violations during final power signoff analysis, because the underlying results are generated by the same ANSYS RedHawk power analysis engine.

“With our close partnership and collaboration with ANSYS, we were able to successfully roll out our RedHawk Analysis Fusion capability on schedule. Designers can immediately leverage the design optimization benefits of IC Compiler II with embedded industry standard ANSYS RedHawk rail analysis,” said Michael Jackson, corporate vice president of marketing for the Design Group at Synopsys. “Our customers are especially pleased with the productivity gains achieved by utilizing a single environment that provides seamless execution and visualization of RedHawk analyses coupled with IC Compiler II automated optimization and repair.”

Synopsys will feature Toshiba Electronic Devices & Storage Corp. as one of the speakers at the Fusion Technology lunch panel at the Synopsys Users Group (SNUG) Silicon Valley event, March 21-22 at the Santa Clara Convention Center, to discuss their experience and benefits derived from using RedHawk Analysis Fusion.

Filed Under: Development Tools, Software for power design Tagged With: infineontechnologies, synopsys

Reader Interactions

Leave a Reply

You must be logged in to post a comment.

This site uses Akismet to reduce spam. Learn how your comment data is processed.

Primary Sidebar

Featured Contributions

Protecting Ethernet interfaces in telecommunications applications against common high energy surges

Ionic cooling: a silent revolution in thermal management

Robust design for Variable Frequency Drives and starters

Meeting demand for hidden wearables via Schottky rectifiers

The case for vehicle 48 V power systems

More Featured Contributions

EE LEARNING CENTER

EE Learning Center

EE TECH TOOLBOX

“ee
Tech Toolbox: Connectivity
AI and high-performance computing demand interconnects that can handle massive data throughput without bottlenecks. This Tech Toolbox explores the connector technologies enabling ML systems, from high-speed board-to-board and PCIe interfaces to in-package optical interconnects and twin-axial assemblies.

EE ENGINEERING TRAINING DAYS

engineering
“power
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.
“bills

RSS Current EDABoard.com discussions

RSS Current Electro-Tech-Online.com Discussions

  • analog logic of shmidt trigger bjt circuit
  • Expensive hobby
  • renewed interest in old project I call it WICKED 8
  • getting no where fast 8 x 8 led matrix
  • Micro mouse

Footer

EE World Online Network

  • 5G Technology World
  • EE World Online
  • Engineers Garage
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • EDA Board Forums
  • Electro Tech Online Forums
  • EV Engineering
  • Microcontroller Tips
  • Sensor Tips
  • Test and Measurement Tips

Power Electronic Tips

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us

Copyright © 2026 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy